Abstract-We present the design, fabrication, and performance of our latest generation high-speed oxide-confined 850-nm verticalcavity surface-emitting lasers. Excellent high-speed properties are obtained by strong confinement of optical fields and carriers. Highspeed modulation is facilitated by using the shortest possible cavity length of one half wavelength and placing oxide apertures close to the active region to efficiently confine charge carriers. The resulting strong current confinement boosts internal quantum efficiency, leading to low threshold currents, high wall-plug efficiency, and state-of-the-art high-speed properties at low bias currents. The temperature dependent static and dynamic performance is analyzed by current-power-voltage and small-signal modulation measurements.
I. INTRODUCTION
V ERTICAL-CAVITY surface-emitting lasers (VCSELs) are extensively used in short-reach multimode fiber (MMF) optical interconnects in data centers and supercomputers. Today, a single supercomputer may use several million optical interconnects and near-future systems are expected to employ tens or hundreds of million interconnects operating at 25 to 50 Gb/s [1] , [2] . Further into the future, terabit optical interconnects may require even higher channel rates. As no active cooling can be used due to high power consumption and cost, future optical interconnects require VCSELs with excellent high-speed properties also at high temperatures.
The last few years have seen an impressive improvement in the performance of high-speed short-wavelength VCSELs emitting at 850-980-1060 nm. Current records for back-to-back transmission (a few meters of multimode fiber) are compiled in Table I . Our previous generation high-speed VCSELs could transmit error-free (bit-error-ratio (BER) < 10 −12 ) at bit rates up to 57 Gb/s using non-return-to-zero on-off keying [3] . By using equalization, the bit rate could be boosted to 71 Gb/s at room temperature (RT) and 50 Gb/s at 90°C [4] , [5] . Without equalization, high bit-rate, high-temperature transmission at 46 Gb/s at 85°C has been demonstrated using 980 nm VCSELs with 23 GHz bandwidth at high temperature [6] . Research exploring unconventional VCSEL structures, with coupled cavities for multiple resonance peaks, have demonstrated bandwidths up to 37 GHz [7] , [8] . So far only limited data transmission experiments have been presented using such devices [8] .
In addition to high bit rates, the massive number of interconnects in data centers makes energy efficiency and low cost pressing issues. The energy efficiency of VCSELs is commonly quantified as the dissipated heat energy in the VCSEL per transmitted bit, denoted as the heat-to-data-ratio (HDR), and calculated as HDR = (P el − P opt ) /BR, where P el is the electrical dc power fed to the VCSEL, P opt is the optical output power, and BR is the bit rate [9] . To make future systems feasible, the entire optical interconnect (laser driver, VCSEL, photodetector, and receiver electronics) should consume at most 1 pJ/bit even at high bit rates [1] . Previously, the energy consumption of the electronics have vastly exceeded that of the VCSEL, but energy-efficient circuits in 32-nm SOI CMOS have recently been demonstrated that make even the few 100 fJ/bit dissipated by the VCSEL important. Researchers at IBM and Sumitomo have demonstrated a full 850-nm VCSEL-based link at 25 Gb/s with a total energy consumption of 1 pJ/bit, of which the VC-SEL dissipated 36% (357 fJ/bit) [10] . Recent published results have demonstrated VCSELs dissipating less than 100 fJ/bit at 25 to 50 Gb/s at RT [9] , [11] . However, at higher temperatures energy dissipation is still more than the twice the values at RT, as seen in Table I [12], [13] .
Many of the advantages of VCSELs stem from the fact that their modal and active region volumes are small compared to edge emitting lasers. This enables VCSELs to reach high modulation bandwidths at low bias currents and low power consumption, making them ideal for the massive number of optical links in a data center or a supercomputer. In this paper we explore the limits of optical and electrical confinement by using the shortest possible cavity length and placing the current aperture as close as possible to the active region. High-speed data transmission using 980 nm VCSELs with similar confinement have previously been demonstrated [6] , [14] . We investigate the temperature dependent dynamic and static performance of our latest generation of high-speed oxide-confined 850-nm VCSELs with a focus on the impact of the short cavity and strong current confinement. These devices have recently demonstrated record-high smallsignal modulation bandwidths of 30 GHz at RT using a 3.5 μm oxide aperture [11] . High bandwidths at low currents enabled data transmission at record energy efficiencies with HDRs of 73 fJ/bit at 40 Gb/s and 95 fJ/bit at 50 Gb/s, using direct current modulation and on-off keying, in a back-to-back configuration.
The paper is organized as follows. Section II details the VC-SEL design and fabrication. The static performance and effects of the strong carrier confinement are covered in Section III. The dynamic characteristics are presented and analyzed in Section IV, followed by a conclusion in Section V.
II. DESIGN AND FABRICATION

A. Design
The VCSEL design is a further development of our previous generation high-speed VCSELs [3] - [5] , [15] . The VCSEL structure was grown by MOCVD at IQE Europe on a semiinsulating GaAs substrate. For high differential gain, the active region consists of five compressively strained 4-nm-thick In 0.10 Ga 0.90 As quantum wells (QWs), separated by 6-nm-thick Al 0.37 Ga 0.63 As barriers. The photoluminescence peak (PL) is at 837 nm, whereas the etalon wavelength is 849 nm, giving a -12 nm PL-to-etalon wavelength offset. The active region is positioned in a thin separate confinement heterostructure at the center of a half-wavelength (λ/2) thick cavity, see Fig. 1 . This means that the distance between the p-and n-DBR is λ/2, which is the shortest possible cavity length (the next possible cavity length is 3λ/2). The short cavity improves the longitudinal confinement factor (Γ = 0.033) and reduces the transport time across the intrinsic region compared to a 3λ/2 cavity [15] .
The top distributed Bragg reflector (DBR) is p-doped with carbon and features 21 pairs of mainly Al 0.90 Ga 0.10 As/ Al 0.12 Ga 0.88 As with graded interfaces and modulation doping optimized for low free-carrier absorption and low resistance. The top GaAs contact layer has an optical thickness of λ/2 for an anti-phase reflection at the surface to enable post-fabrication tuning of the photon lifetime [16] as well as mode-filter integration [17] . The bottom n-doped DBR has 29 pairs with step-index interfaces and modulation doping with silicon. The first four pairs are Al 0.90 Ga 0.10 As/Al 0.12 Ga 0.88 As to avoid oxidation of the bottom DBR during fabrication. The remaining 25 pairs are binary-ternary AlAs/Al 0.12 Ga 0.88 As, where AlAs is used to improve thermal conductivity, as compared to using an all ternary DBR.
Transverse optical and current confinement is provided by two primary oxide apertures formed by selective wet oxidation of 30-nm-thick Al 0.98 Ga 0.02 As layers. These are positioned as close to the QWs as possible; at the first nodes of the standing optical field on either side of the QWs, see Fig. 1 . This design minimizes the lateral spreading of carriers in the intrinsic region and thereby promotes a high internal quantum efficiency. In our previous high-speed VCSEL generation we used a short λ/2-cavity and oxide layers positioned further away from the QWs (at the second and third field nodes in the p-DBR). This led to a relatively large current spreading under the oxide aperture, thereby preventing those carriers from contributing to the stimulated emission process, and resulted in larger threshold currents and lower internal quantum efficiency [15] . Relative to the previous design a large strain gradient is likely present in the short space between the compressively strained InGaAs QWs and the tensile strained oxide layers, see Fig. 1 . Whether this compromises reliability remains to be investigated. Four 30-nm-thick Al 0.96 Ga 0.04 As layers form shallow, secondary oxide apertures which reduce the mesa capacitance [16] , [18] .
B. Fabrication
The VCSELs (see Fig. 2 ) were fabricated using standard processing steps for oxide-confined GaAs-based VCSELs. First, Ti/Pt/Au top contact rings were evaporated on the highly doped (5.5×10 19 cm −3 ) p-type GaAs contact layer. VCSEL mesas with diameters of 22, 24, 26, and 28 μm were dry etched by inductively coupled plasma (ICP) reactive ion etching (RIE) using a SiCl 4 /Ar gas mixture. An in-situ laser interferometer end-point system was used to precisely control the etch depth. This is necessary in order to expose the Al 0.98 Ga 0.02 As layers without etching into the binary AlAs layers in the bottom DBR, which would oxidize rapidly if exposed during the oxidation process. Prior to oxidation Si x N y was deposited on the sample in order to prevent undesired oxidation of the mesa and chip surfaces. The Si x N y on the mesa sidewalls was removed using NF 3 plasma etching and the oxide aperture was formed in a wet oxidation furnace at 420°C. Different oxidation rates were observed on the p-and n-side, resulting in two primary oxide apertures with slightly different size, see Fig. 2 (b). In addition, an angular dependence of the oxidation rate was seen on the n-side, resulting in an elliptical oxide aperture. Non-circular oxide apertures have previously been reported in e.g., [19] , [20] . The somewhat larger p-side oxide aperture was found to be circular. The oxide aperture diameter mentioned in this paper refers to the effective diameter of a circle with the same area as the smaller, elliptical aperture on the n-side. The Al 0.90 Ga 0.10 As layers surrounding the oxide layers oxidize vertically from the Al 0.98 Ga 0.02 As layer, increasing the oxide layer thickness from ∼30 to 50 nm. This helps in further reducing mesa capacitance. After oxidation, a 50-μm-diameter second mesa was dry etched through the bottom DBR down to the 1-μm-thick GaAs n-contact layer. A Ni/Ge/Au n-contact was deposited using electron beam evaporation and annealed in a rapid thermal annealing system at 430°C for 30 s in an inert N 2 atmosphere. After this the remaining contact layer underneath the signal bondpad was etched away using the ICP dry etch, exposing the semi-insulating GaAs substrate, in order to reduce the parasitic bondpad capacitance. Before planarization with a thick layer of benzocyclobutene (BCB), a layer of Si x N y was deposited to improve BCB adhesion. After hard cure, the BCB was patterned with photoresist and etched back to expose the top mesa and bottom contact using CF 4 /O 2 ICP/RIE etching. To avoid burning of the resist during the BCB etch, the chip was attached to a sapphire carrier using thermally conductive cooling grease and the carrier backside was cooled by a He-flow during the etch. The cooling grease significantly improves the thermal conductivity between the chip and carrier and facilitates a high BCB etch rate and effortless resist removal. Ti/Au bondpads in a ground-signal-ground (GSG) layout were sputtered onto the planarized VCSEL structure. As a final step, the chip was cleaved into four pieces for fine tuning of the photon lifetime by a shallow etch of the top DBR. This was done in order to optimize the top DBR reflectivity (top mirror transmission loss) for optimal bandwidth and output power [16] . A precise Ar-ion milling etch was used to etch 11, 20, 37, and 54 nm with an estimated accuracy of ±1 nm. To keep a good correlation between the simulated and experimental characteristics for extraction of internal parameters, it is essential to protect the mesa surface during fabrication to avoid unintentional etching or contamination with, for instance, resist residues. The mesa surface was protected by Si x N y during most of the processing steps and the chip was thoroughly cleaned during resist removal using standard solvents, O 2 ashing and ozone cleaning.
III. STATIC PERFORMANCE
The static performance was analyzed by measuring the current-power-voltage (IPV) using a large-area calibrated silicon photodetector with the VCSELs on a temperature-controlled heat-sink. The VCSELs with a surface etch depth of 20 nm were chosen for a more detailed study as they had the highest bandwidth at RT (see Section IV). When VCSEL with other etch depths are discussed, this will be explicitly stated.
A. Effects of Strong Carrier Confinement
The strong transverse confinement of charge carriers was investigated by near-field imaging of the VCSEL below threshold. By measuring the spontaneous emission below threshold using a microscope with a CCD camera, the transverse carrier distribution in the QWs can be indirectly observed. As seen in Fig. 3 , the spontaneous emission is well confined within the oxide aperture. The spontaneous emission profile closely resembles a Gaussian with a full-width-at-half-maximum at the oxide aperture edge, albeit with an elliptic perturbation caused by the oxide aperture. The tight confinement leads to a carrier distribution with a good overlap with the optical mode, increasing the stimulated recombination efficiency. This is in contrast to our previous generation short-cavity VCSELs with oxide layers positioned further away from the QWs, where a significant lateral leakage current was observed [15] .
The static characteristics of VCSELs with four different surface etch depths (i.e., four top mirror reflectivities) were measured in order to extract the internal optical loss α i and internal quantum efficiency η i from the slope efficiency SE. First, the differential quantum efficiency was calculated as η d = qλ/ (hc) · SE, with the elementary charge q, Planck's constant h, and speed of light c. The measured differential quantum efficiency η d can be related to the cavity losses as [21] , the internal optical loss and internal quantum efficiency can be extracted from a linear fit of (1) as seen in Fig. 4 . The devices etched only 11 nm (the leftmost points in Fig. 4) were omitted from the fit since the high cavity losses associated with the anti-phase layer results in a large threshold carrier density, which in turn leads to excessive carrier leakage from the QWs and reduced η i . Values from the fits are shown in Table II . The high internal quantum efficiency of 86% at RT for a 7.5 μm oxide aperture VCSEL indicates that the close proximity of the oxide layers to the QWs effectively confines the carriers to the active region. This is a significant improvement compared to the 65% to 70% estimated for our previous VCSEL design [15] . It should be noted that the linear fit assumes η i and α i to be constant with respect to etch depth (photon lifetime). In reality, the 68-nm-thick highly-doped GaAs contact layer will contribute to excess absorption loss through inter-band absorption for the VCSELs with a small etch depth (thick GaAs layer), resulting in an underestimation of η i . However, inter-band absorption close to the bandgap is difficult to model. By using only the two rightmost data points in Fig. 4 for the fits (where most of the GaAs contact layer is etched away), this effect can be minimized, resulting in an η i as high as 94% at RT (using six VCSELs for each point to reduce measurement uncertainty). Therefore, the η i listed in Table II should be regarded as conservative estimates as the real values are likely higher.
The extracted internal optical loss was found to be similar for the 5.5 and 7.5 μm aperture VCSELs, at 0.12 and 0.13 ps −1 at RT. This is only slightly higher than the 0.11 ps −1 calculated from the 1D simulation. The model only includes free-carrier absorption, but diffraction loss does not seem significant for the 5.5 and 7.5 μm devices, since they have very similar losses. As expected, the 3.5 μm VCSELs experience higher losses which we attribute to increased diffraction loss from the small oxide aperture. The extracted η i and α i for the 3.5 μm VCSELs should be regarded as rough estimates, since a small variation in the oxide aperture diameter on the order of ∼0.1 μm, makes the fit unreliable for small-aperture VCSELs. For the larger devices, the relative variation in oxide aperture area is much smaller, making the fits more reliable. The internal optical loss is approximately doubled from RT to 85°C due to larger free-carrier absorption coefficient at higher temperatures. Similar results have previously been reported in [16] , and is connected with increased phonon scattering rates resulting in shorter carrier relaxation times. Using the extracted α i , the photon lifetime τ p in Table II was calculated as
By assuming a group velocity of 8.0 · 10 9 cm/s, the loss rates can be converted to loss per unit length, see Table II .
B. Static Characteristics
IPV measurements for typical 3.5 and 7.5 μm oxide aperture VCSELs can be seen in Fig. 5 , and figures-of-merit for three oxide aperture sizes (3.5, 5.5, and 7.5 μm) are summarized in Table II . The strong confinement of carriers yields low threshold currents at RT of 0.34 mA for the 3.5 μm (3.5 kA/cm 2 ) and 0.78 mA for the 7.5 μm VCSELs (1.8 kA/cm 2 ). It should be noted that even lower threshold currents are obtained for VCSELs with a larger part of the anti-phase layer removed (i.e., higher top DBR reflectivity). Etching away the full anti-phase layer gives around 35% lower threshold currents with 0.23 mA for a 3.5 μm oxide aperture (2.4 kA/cm 2 ) and 0.50 mA for a 7.5 μm aperture (1.1 kA/cm 2 ). At higher temperatures, the threshold current increases due to increased absorption, reduced internal efficiency, and an increase of the gain-wavelength detuning (lower gain), and is close to twice the RT value at 85°C. The minimum threshold current was measured to be at between 0 and 5°C, indicating that we have a positive gain-wavelength detuning above this point. This is disadvantageous for hightemperature static characteristics since the VCSEL needs to be pumped harder to reach threshold gain than for a negative gain-mode detuning [22] . It may, however, be beneficial for the dynamics, especially at room temperature, since this means operating the VCSEL at the short-wavelength side of the gain peak, where the differential gain is higher [23] , [24] .
High efficiency due to the strong confinement of carriers contributes to high slope efficiencies for the 5.5 and 7.5 μm VCSELs, exceeding 0.86 W/A at RT. The smaller 3.5 μm device has a lower slope efficiency because of the increased internal losses. Even with the tight confinement of carriers, the differential resistance is only ∼50 Ω for the 7.5 μm and ∼160 Ω for the 3.5 μm aperture device, see Fig. 5 (b) and (e). A low differential resistance is beneficial for both the static characteristics, since it reduces resistive heating, and for the dynamic characteristics as an impedance close to the standard 50 Ω impedance minimizes unwanted microwave reflections, without the need for a customized broadband matching network. The differential resistance is about 30% lower than our previous generation of high-speed VCSELs which use the same DBR designs [15] . This may partly be explained by somewhat higher doping levels than intended, which is consistent with the larger than expected absorption losses.
High internal quantum efficiency, large slope efficiency, low threshold currents, and low differential resistance translates into high output power at low power consumption. This is also seen in the high wall-plug efficiencies (WPE) in Fig. 5(c) and (f) . For the 7.5 μm VCSEL, the WPE peaks at 34% at 5 mA and exceeds 32% up to half the roll-over current. The smaller 3.5 μm device WPE peaks at 26% at 2 mA. For energy-efficient data transmission, the VCSELs should be biased at as low current as possible, preferably below half the roll-over current, where these devices show high efficiencies. Placing an oxide layer below the active region was not found to have a significant negative impact on the heat extraction from the active region. A thermal resistance of 2.3 K/mW was measured at RT for the 7.5 μm VCSEL, which is about 10% higher than our previous generation VCSELs with oxide layers only above the active region [5] .
IV. DYNAMIC CHARACTERISTICS
A. Theory
The dynamics of the resonant photon-carrier interaction in VCSELs is investigated by a small-signal modulation analysis. The small-signal modulation response (S 21 ) can be modelled as a second order damped system described by a resonance frequency f r and a damping rate γ [25] . The VCSEL parasitics are included by adding an extra pole with a cut-off frequencyf p , giving the full three-pole transfer function
where f is the modulation frequency. The parasitic transfer function may also be determined by S 11 measurements, which also allow fitting values of the parasitic elements to an equivalent circuit model [18] . Intrinsically, the VCSEL bandwidth is damping limited, with the damping increasing linearly with the square of the resonance frequency multiplied by the K-factor as
where the offset γ 0 is approximately equal to the inverse differential carrier lifetime [25] , and the K-factor can be related to internal VCSEL parameters by
where ε is the gain compression, χ the transport factor, v g the group velocity of light, and δg/δn the differential gain. The resonance frequency increases linearly with the square root of bias current above threshold according to
VCSELs with a large D-factor and low threshold current reach high resonance frequencies at low bias currents, which enables energy-efficient high-speed modulation. A large D-factor is also important in order to reach a high maximal VCSEL bandwidth, equivalent to reaching a large resonance frequency before current induced self-heating and thermal saturation deteriorates performance. The D-factor can be related to basic internal VC-SEL parameters as
where Γ is the optical confinement factor, and V a the active region volume. Equation (6) clearly shows that the small VCSEL active region volume contributes to high resonance frequencies at low bias currents. It is also obvious from (6) that strong optical confinement from the short λ/2-cavity is advantageous. Analogous to the D-factor, the modulation current efficiency factor (MCEF) describes the increase of the small-signal modulation bandwidth with bias current as
B. Measurements and Analysis
The temperature dependent dynamic performance was evaluated by S 21 -measurements at different heat-sink temperatures using a 67 GHz Agilent E8361A network analyzer. The VCSELs were probed on-chip with a 40 GHz Picoprobe 40A GSG high-frequency probe. The output light was collected by an AR-coated lens package and focused into a short multimode OM4 fiber connected to a 25 GHz New Focus 1481-S-50 photodetector. The measured VCSEL response was corrected for probe insertion loss and frequency response of the detector. S 21 -measurements with fits of (2) for the 3.5 and 7.5 μm VCSELs can be seen in Fig. 6 , and dynamic performance parameters are listed in Table III . The ripples in the S 21 -measurement for the 3.5 μm oxide aperture VCSEL are attributed to reflections in the measurement setup.
K-factors were extracted from linear fits of (3) as seen in Fig. 6(b) and (e), and were found to be relatively temperature insensitive at 0.11-0.14 ns for the three VCSELs at 25 to 85°C. Small oxide aperture VCSELs have smaller photon lifetimes, but not significantly smaller K-factors. The reason is likely a lower differential gain due to the higher threshold carrier density, as has previously been reported [16] . The intrinsic VCSEL bandwidth can be roughly estimated asf intrinsic 3dB ≈ 2π √ 2/K, yielding intrinsic bandwidths exceeding 60 GHz for all VCSELs at all temperatures [25] . This is far above the obtainable small-signal modulation bandwidths, as the VCSEL modulation speed is limited by thermal and parasitic effects. Low damping is, however, crucial to reach high modulation bandwidths since the resonance peak in the intrinsic response helps lifting the total VCSEL small-signal response [16] . However, a too small damping may result in excessive ringing and timing jitter for various bit rates [26] . The VCSEL damping was adjusted for maximum small-signal modulation bandwidth by adjusting the photon lifetime via a shallow surface etch as previously described.
The high optical confinement factor and the high internal quantum efficiencies contribute to large D-factors, with up to 15 GHz/mA ½ for the 3.5 μm VCSEL, see Fig. 6 (c) and (f). Even higher D-factors were obtained for VCSELs with longer photon lifetimes (larger etch depth), with D-factors exceeding 19 GHz/mA ½ at RT for 3.5 μm VCSELs with an etch depth of 54 nm (close to in-phase top DBR reflection). This larger etch depth also gives reduced threshold current (0.23 mA), but has the drawbacks of lower maximum bandwidth (25 GHz) due to excessive damping, and reduced maximum output power by almost 50% (to ∼1.4 mW) due to lower out-coupling of light from the cavity associated with the higher mirror reflectivity (all values at RT). The D-factor is relatively temperature stable, dropping only 10% from 25 to 85°C. By using the extracted η i , Γ = 0.033 from the simulations, V a equal to the total quantum well thickness (5 · 4 nm) times the oxide aperture area, and assuming χ = 1 and v g = 8.0 × 10 9 cm/s, the differential gain δg/δn can be calculated from (6). The VCSELs have differential gains at RT of 12 to 13×10 16 cm 2 , decreasing about 10% up to 85°C. Therefore, the reduction in D-factor with temperature can be attributed in equal parts to the reduction in differential gain and internal quantum efficiency. In addition to high Dfactors, large MCEFs of almost 20 GHz/mA ½ was measured for the 3.5 μm VCSEL at RT, indicative of the large modulation bandwidths at low bias currents.
The thermal limit of the maximum modulation bandwidth originates from the thermal saturation of the resonance frequency, as seen in Fig. 6 Table III [25] . For the 7.5 μm VCSEL, the thermal bandwidth is 32 GHz at RT, 6 GHz larger than the modulation bandwidth of 26 GHz, indicating that the maximum modulation bandwidth is not significantly limited by thermal effects at room temperature. At higher ambient temperatures, the thermal saturation of the resonance frequency sets in earlier and the thermally limited bandwidth is reduced to just a few GHz above the achievable maximum modulation bandwidths. This implies that thermal effects are a limiting factor for the maximum bandwidth at higher temperatures.
The parasitic pole f p fitted from (2) was measured as 17 to 21 GHz for all three VCSELs and shows no significant temperature dependence. Even though VCSELs with smaller oxide aperture have smaller capacitance over the oxide layer, the smaller current aperture also translates into a larger resistance, in effect making the parasitic pole relatively independent of oxide aperture diameter [18] . The maximum bandwidth is mainly limited by parasitics at room temperature. At elevated temperatures, the maximum modulation bandwidth is limited by both parasitics and thermal effects. However, at lower bias currents, parasitics are the main limiting factor even at high temperatures. Hence, to further improve bandwidths at low bias currents, parasitics must be reduced.
V. CONCLUSION
To summarize, we have demonstrated a new generation of high-speed VCSELs with strong confinement of optical fields and carriers. The use of a short λ/2 cavity improves the longitudinal confinement factor and the dynamic properties. By positioning oxide layers as close to the QWs as possible, the internal quantum efficiency is improved, facilitating low threshold currents, high wall-plug efficiency, and state-of-the-art dynamics at low bias currents. At room temperature, the maximum bandwidth is mainly limited by parasitics, whereas at 85°C ambient temperature, thermal effects also become important. At low bias currents used for energy-efficient data transmission, thermal effects are less pronounced and the dynamic performance is mainly limited by parasitic effects. Nevertheless, large bandwidths are reached at low bias currents over 25 to 85°C, with a record-high 30 GHz bandwidth achieved at RT for certain devices [11] . He has authored or coauthored more than 140 scientific journal and conference papers, and his research has been focused on semiconductor lasers for short to medium reach communication, and sensing applications. This has included surface relief techniques for mode and polarization control in VCSELs, 1.3-μm InGaAs VCSELs/GaInNAs ridge waveguide lasers for access networks, 2.3-3.5-μm GaSb VCSELs for CO, CO 2 , and NH 3 sensing, and tunable VCSELs via moveable mirror for reconfigurable optical interconnects. He is currently working on 56-Gb/s 850-nm VCSELs for next generation datacom links, blue/green GaN VCSELs, high contrast gratings as feedback elements in microcavity lasers, and heterogeneous integration of III/V based VCSEL material on Si-platform.
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